







# JW2 UMA (14.0") Intel Chief River Block Diagram






## SM\_DRAMPWROK Processor Input.



## FDI disable (DIS only stuff)

FDI\_FSYNC can gang all these 4 signals together and tie them with only one 1K resistor to GND (DG V0.5 Ch2.2.9).


## DDR3 DRAM RESET




## Embedded Display PLL Clock



## DP &amp; PEG Compensation




## Processor pull-up (CPU)




## PROJECT : JW2 Quanta Computer Inc.

Size	Document Number	Rev
Custom	Processor 1/4 (Host/GPU)	1A
Date: Tuesday, February 07, 2012	Sheet	2 of 34


## Ivy Bridge Processor (DDR3)



## POWER



## POWER



Layout note: need routing together and ALERT need between CLK and DATA.

Place PU resistor **SVID CLK**

## SVID CLK

## SVID DATA

**SVID ALERT**

VR\_SVID\_CLK [32]

+1.05V B Test SVID DATA

Place PU resistor  $\frac{1}{2}$  W

VR\_SVID\_DATA [3:

Place PU resistor close to CPU

[illegible]


CPU VDDQ

**PROJECT : JW2**  
Quanta Computer Inc.




Size Custom	Document Number <b>Processor 3/4 (Power)</b>	Re
Date: Tuesday, February 07, 2012	Sheet 4 of 34	

## Ivy Bridge Processor (GND)



## Ivy Bridge Processor (RESERVED, CFG)


05



## Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training



## CFG[6:5] (PCIe Port Bifurcation Straps)

11: (Default) x16 - Device 1 functions 1 and 2 disabled  
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled  
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)  
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled




	<b>PROJECT : JW2</b> <b>Quanta Computer Inc.</b>	
	Size Custom	Document Number <b>Processor 4/4 (Ground)</b>
	Date: Thursday, December 08, 2011	Sheet 5 of 34



## Cougar Point/Panther Point (DMI,FDI,PM)




## Cougar Point/Panther Point (LVDS,DDI)

06




## PCH Pull-high/low(CLG)


## System PWR\_OK(CLG)




## 07




## RTC Circuitry(RTC)



**RTC Clock 32.768KHz**



Vender	Size	P/N
EON	2MB	AKE38ZN0Q00 (EN25QH16-104HI)
AMIC	2MB	AKE38ZN0802 (A25LQ16M-F/Q)
Socket		DFHS08FS023




**PROJECT : JW2**  
Quanta Computer Inc.


Size Custom	Document Number <b>PCH 2/6 (HDA/RTC/SATA/SPI)</b>	Rev 1.
Date: Tuesday, February 07, 2012		Sheet 7 of 34

Pin Name	Strap description	Sampled	Configuration	Circuit						
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode							
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)							
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up							
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security Only for Interposer	PWROK	0 = Override 1 = Default (weak pull-up 20K)							
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"><thead><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>0</td><td>1</td><td>SPI LPC</td></tr></tbody></table>	GNT1#	GNT0#	Boot Location	0	1	SPI LPC	<p>(Need external pull-down for LPC BIOS) Default weak pull-up on GNT0/1#</p>
GNT1#	GNT0#	Boot Location								
0	1	SPI LPC								
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK								
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN						
NV_ALE	Intel Anti-Theft HDD protection Only for Interposer	PWROK	0 = Disable (Internal pull-down 20kohm)							
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 20kohm							
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V							
HDA_SDO	Flash Descriptor Security	PWROK	0 = Override 1 = Default (weak pull-up 20K)							
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)							
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)							
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable							


PCI/USBOC# Pull-up(CLG)




Cougar Point-M/Panther Point (PCI,USB,NVRAM)




Cougar Point-M/Panther Point (PCI-E, SMBUS, CLK)




MPC Switch Control	
MPC_PWR_CTRL#	Low = MPC ON High = MPC OFF (Default)




### SMBus/Pull-up(CLG)




### CLK\_REQ/Strap Pin(CLG)



## PCIE Clock




### SMBus/Pull-up(CLG)











## Cougar Point/Panther Point (GPIO,VSS\_NCTF,RSVD)



## MFG-TEST



## GPIO Pull-up/Pull-down(CLG)



上DGPU\_PWR\_EN\_R pull high  
+3V 200K, 200K 是不上件。



BOARD_ID[3:0]	Model Name
0000	QLGA
0001	TWC
0010	JW2
0011	T8D
0100	LG3
0101	LG5
0110	LG2C
0111	LG4C


## Chief River BOARD ID SETTING

BOARD_ID0	GPIO44	MODEL BIT0
BOARD_ID1	GPIO71	MODEL BIT1
BOARD_ID2	GPIO46	MODEL BIT2
BOARD_ID3	GPIO34	MODEL BIT3
BOARD_ID4	GPIO35	No Dolby=0, Dolby=1
BOARD_ID5	GPIO69	HM76=0, HM70=1
DGPU_PRSN#	GPIO39	Optimus=1, UMA=0
DGPU_OPT_DIS#	GPIO70	Optimus=0, Dis only=1

20110816 Define BRD\_ID[3:0]

[8] BOARD\_ID0 BOARD\_ID0

[8] BOARD\_ID2 BOARD\_ID2



0804 Board\_ID1 change to +3V  
Board\_ID5 change to +3V


[2,6,7,8,10,12,13,14,15,16,17,19,20,22,23,24,29,32,34] +3V

[6,7,8,10,14,19,22,24,26,29,30,34] +3VSS


**PROJECT : JW2**  
Quanta Computer Inc.

Size Custom Document Number PCH 4/6 (GPIO) Rev 1A


Date: Tuesday, February 07, 2012 Sheet 9 of 34





Cougar Point/Panther Point (GND)




Cougar Point/Panther Point (GND)






## Place these Caps near So-Dimm0.





## VREF DQ0 M1 Solution




**PROJECT : JW2**  
Quanta Computer Inc.


Size	Document Number	Rev
Custom	System Memory 1/2 (5.2H)	1A
Date: Tuesday, February 07, 2012	Sheet 12 of 34	



## DDR3 Thermal Sensor



## Place these Caps near So-Dimm1.










## VREF DQ1 M1 Solution

PROJECT : JW2  
Quanta Computer Inc.


Size	Document Number	Rev
Custom	System Memory 2/2 (9.2H)	1A
Date: Tuesday, February 07, 2012	Sheet 13 of 34	



[illegible]




## HDMI PORT




The schematic diagram illustrates the HDMI interface circuit for the CN15 connector. It shows the connection of various signals from the HDMI source to the target device. The signals are connected to internal components like C218, C216, C213, C212, C210, C209, and C207. The signals are then connected to the CN15 connector pins. The diagram also shows the connection of +5VCR and +5VDET to the CN15 pins. The target device is labeled 'B Test' and includes components like RB751V-40, R326, R324, C204, and C205. The target device is connected to the CN15 connector pins. The diagram is a detailed schematic showing the electrical connections between the HDMI source and the target device.


Signal	Component	Value	Target Device
IN_D2	C218	0.1U/10V 4	C TX2 HDMI+
IN_D2#	C217	0.1U/10V 4	C TX2 HDMI-
IN_D1	C216	0.1U/10V 4	C TX1 HDMI+
IN_D1#	C215	0.1U/10V 4	C TX1 HDMI-
IN_D0	C213	0.1U/10V 4	C TX0 HDMI+
IN_D0#	C212	0.1U/10V 4	C TX0 HDMI-
IN_CLK	C210	0.1U/10V 4	C TXC HDMI+
IN_CLK#	C209	0.1U/10V 4	C TXC HDMI-
IN_CLK#	C207	0.1U/10V 4	C TXC HDMI-

The diagram also shows the connection of +5VCR and +5VDET to the CN15 pins. The target device is labeled 'B Test' and includes components like RB751V-40, R326, R324, C204, and C205. The target device is connected to the CN15 connector pins. The diagram is a detailed schematic showing the electrical connections between the HDMI source and the target device.



for EMI request










Size B	Document Number <b>Intel Lewisville 82579LM</b>	Rev 1A
Date: Tuesday, February 07, 2012		Sheet 18 of 34







## TPM (1.2)



Address

	BADD
HIGH	4EH/4F

(default)



FOR EMI


## Green CLK

FOR LAN CLK option


	Atheros	vPRO
Ra	NA	Stuff
Rb	Stuff	NA

FOR TPM option

	TPM	Non-TPM
R419	Stuff	NA
U5	AL3NB246000	AL3NB244000





## CPU Bracket




## MINI PCI Pad



## PCH NU Screw Hold



## System Screw Hold







**PROJECT : JW2**  
Quanta Computer Inc.

Size	Document Number	Rev
B	TPM&Green CLK	1A
Date: Tuesday, February 07, 2012	Sheet 19 of 34	



USB3.0 / USB2.0 COMBO X 2

USB Charger



TPS2543/45 Control Truth Table


CTL1	CTL2	CTL3	ILIM_SEL	Charging Mode	Current Limit Setting	TPS2543 STATUS Output (active low)
0	0	0	1	Discharge	NA	off
0	0	1	1	DCP/auto	IOS_PW & ILIM_HI (1)	DCP load present
0	1	0	1	SDP	ILIM_HI	off
0	1	1	1	DCP/auto	ILIM_HI	DCP load present
1	1	0	1	SDP	ILIM_HI	off
1	1	1	1	CDP	ILIM_HI	CDP load present

(1) ILIM\_HI: 20K(R408), 2.4A

USB Charger option

U18	Ra	Rb	Rc
stuff	unstuff	unstuff	unstuff
unstuff	stuff	stuff	stuff

LGE SPEC	S0/S3		S4/S5	
	AC Mode	DC Mode	AC Mode	DC Mode
charge mode	CDP	CDP	DCP	DCP
user define and wake up		SDP		OFF




**PROJECT : JW2**  
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
USB 3.0 Connector		
Date: Tuesday, February 07, 2012	Sheet 21	of 34


+3V [2,6,7,8,9,10,12,13,14,15,16,17,19,20,22,23,24,29,32,34]  
+5VS5 [10,16,19,26,27,28,29,30,31,32,33,34]




## Power Button Connector




## CPU FAN



## Touch Pad Connector




## SATA HDD Connector




DG recommended that AC coupling capacitors should be close to the connector (<100 mils) for optimal signal quality.


## Finger Print Connector



## Keyboard Connector



## SATA ODD Connector



[2,6,7,8,9,10,12,13,14,15,16,17,19,20,22,24,29,32,34]


+3V  
+5V  
+3VPCU




**PROJECT : JW2**  
**Quanta Computer Inc.**


Size Custom	Document Number	Rev 1A
HDD/ODD/FAN/KEY CONN		
Date: Tuesday, February 07, 2012	Sheet 23 of 34	





**TOP DC\_JACK**  
**90W/4.75A**










CPU system agent  
voltage slew rate of 0.5 -10 mV/ $\mu$ s


SELO	SEL1	+VCCSA
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V















**PROJECT : JW2**  
Quanta Computer Inc.

Size B	Document Number <b>31 -- +V1.05M (G5173)</b>	Rev 1A
Date: Tuesday, February 07, 2012	Sheet 31 of 34	







**PROJECT : JW2**  
**Quanta Computer Inc.**

Size Custom	Document Number <b>34 - Dis-charge IC (SLG55448V)</b>	Rev 1A
Date: Tuesday, February 07, 2012	Sheet 34 of 34	